Memory architecture - PDFSEARCH.IO - Document Search Engine

Memory architecture
Results: 1714

#	Item
111	Microsoft Word - MEDEA2008-cfp_allineato.doc Add to Reading List Source URL: garga.iet.unipi.it Language: English - Date: 2008-07-22 08:11:16 Computing Concurrent computing Parallel computing Computer memory Computer architecture Microprocessors Electronic design automation Network on a chip Transactional memory Multi-core processor Very long instruction word Multiprocessing
112	A Note on Distributed Computing Jim Waldo Geoff Wyant Ann Wollrath Sam Kendall Add to Reading List Source URL: ftp.icm.edu.pl Language: English - Date: 1999-11-01 18:00:00 Distributed computing architecture Inter-process communication Object-oriented programming Parallel computing Component-based software engineering Distributed object Common Object Request Broker Architecture Object Remote procedure call Application programming interface Message passing Distributed shared memory
113	Virtual machine-provided Context sensitive page mappings Nathan Rosenblum, Gregory Cooksey, Barton P. Miller Computer Sciences Department University of Wisconsin Add to Reading List Source URL: vee08.cs.tcd.ie Language: English - Date: 2008-03-12 14:38:12 Computer memory PaX Memory architecture Data Virtual memory Computer architecture Memory management Central processing unit
114	GLI-11 V1.3 RuleOther Standards. This standard covers the actual requirements for single player gaming devices in casinos. The following other standards may apply: Add to Reading List Source URL: www.gaminglabs.com Language: English - Date: 2014-08-13 12:07:53 Computer memory Computer architecture Non-volatile memory Flash memory Computer data storage Booting Shall and will Random-access memory Computer Write once read many Firmware Reading
115	Adaptive Line Placement with the Set Balancing Cache Dyer Rolán Basilio B. Fraguela Ramón Doallo Add to Reading List Source URL: www.des.udc.es Language: English - Date: 2009-09-04 07:55:51 Cache Computer architecture Computer memory Central processing unit CPU cache Cache algorithms Memory hierarchy Lookup table Saturation arithmetic Draft:Cache memory
116	Godson-2E software manual Contents 1 Godson-2E Micro Architecture...................................................................................1 1.1 Godson Series Processors ........................................ Add to Reading List Source URL: dev.lemote.com Language: English - Date: 2011-05-04 12:04:52 Central processing unit CPU cache Translation lookaside buffer Loongson Processor register Control register Instruction set Addressing mode MIPS instruction set Draft:Cache memory
117	Using Cortex-M3 and Cortex-M4 Fault Exception Application Note 209 Abstract The Cortex-M processors implement an efficient exception model that also traps illegal memory accesses and several incorrect program conditions. Add to Reading List Source URL: www.keil.com Language: English - Date: 2016-03-11 03:37:29 Computer errors Memory management Central processing unit Instruction set architectures ARM architecture Bus error Control register Page fault Segmentation fault Memory protection ARM Cortex-M Exception handling
118	Parallel Computing–248 www.elsevier.com/locate/parco A compiler tool to predict memory hierarchy performance of scientiﬁc codes q B.B. Fraguela a, R. Doallo Add to Reading List Source URL: www.des.udc.es Language: English - Date: 2004-03-17 11:53:46 Cache Compiler optimizations Computer memory Computer architecture Software optimization CPU cache Optimizing compiler Locality of reference Automatic parallelization Infinite loop Memory hierarchy Lookup table
119	Accounting Logs • Advantages: – Built in – The data reflects real-system usage. – Use them before developing a new monitor Add to Reading List Source URL: www.cs.wustl.edu Language: English - Date: 2003-11-17 02:08:44 Virtual memory Computer performance Computer memory Computer architecture CPU time Paging Load Page fault Random-access memory MTS system architecture Channel I/O
120	Configurable M -factor VLSI DVB-S2 LDPC decoder architecture with optimized memory tiling design Gabriel Falcao∗1,2 , Marco Gomes1,2 , Vitor Silva1,2 , Leonel Sousa3,4 and Joao Cacheira2 1 Instituto Add to Reading List Source URL: www.inesc-id.pt Language: English - Date: 2012-03-09 10:48:10 Error detection and correction Coding theory Low-density parity-check code Digital Video Broadcasting DVB-S2 Forward error correction Turbo code Tanner graph Noisy-channel coding theorem

UPDATE